JPH0523451B2 - - Google Patents

Info

Publication number
JPH0523451B2
JPH0523451B2 JP15031386A JP15031386A JPH0523451B2 JP H0523451 B2 JPH0523451 B2 JP H0523451B2 JP 15031386 A JP15031386 A JP 15031386A JP 15031386 A JP15031386 A JP 15031386A JP H0523451 B2 JPH0523451 B2 JP H0523451B2
Authority
JP
Japan
Prior art keywords
bus
value
bus use
counter
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP15031386A
Other languages
English (en)
Japanese (ja)
Other versions
JPS635454A (ja
Inventor
Tetsuo Kudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15031386A priority Critical patent/JPS635454A/ja
Publication of JPS635454A publication Critical patent/JPS635454A/ja
Publication of JPH0523451B2 publication Critical patent/JPH0523451B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP15031386A 1986-06-26 1986-06-26 バス使用要求制御回路 Granted JPS635454A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15031386A JPS635454A (ja) 1986-06-26 1986-06-26 バス使用要求制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15031386A JPS635454A (ja) 1986-06-26 1986-06-26 バス使用要求制御回路

Publications (2)

Publication Number Publication Date
JPS635454A JPS635454A (ja) 1988-01-11
JPH0523451B2 true JPH0523451B2 (en]) 1993-04-02

Family

ID=15494288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15031386A Granted JPS635454A (ja) 1986-06-26 1986-06-26 バス使用要求制御回路

Country Status (1)

Country Link
JP (1) JPS635454A (en])

Also Published As

Publication number Publication date
JPS635454A (ja) 1988-01-11

Similar Documents

Publication Publication Date Title
EP0476990A2 (en) Dynamic bus arbitration
EP0383475A2 (en) Shared resource arbitration
GB2114789A (en) Shared facility allocation system
US5274785A (en) Round robin arbiter circuit apparatus
US7698485B2 (en) Round-robin bus protocol
JPH06337843A (ja) データ転送制御方法
JPH0523451B2 (en])
US5241629A (en) Method and apparatus for a high performance round robin distributed bus priority network
US6105082A (en) Data processor used in a data transfer system which includes a detection circuit for detecting whether processor uses bus in a forthcoming cycle
JPH03263158A (ja) 共通バス調停制御方式
JP2000276437A (ja) Ｄｍａ制御装置
JPH0226904B2 (en])
JPH04308955A (ja) マルチプロセッサ装置
JP3667504B2 (ja) 調停回路
JPS61182158A (ja) コモンバス占有方式
JP2714163B2 (ja) バス制御方式
JP2677657B2 (ja) バス制御方式
JP2000099455A (ja) 先着優先バス競合制御方式
JP2976358B2 (ja) バス獲得制御方式
JP2002229932A (ja) Ｄｍａ転送装置及びデータ転送システム
JPH0512203A (ja) バス性能測定システム
JPS62264349A (ja) バス優先判定方式
JPH04106651A (ja) システムバスの制御装置
JPS616755A (ja) デ−タ転送方式
JPH02280261A (ja) Ｄｍａ制御装置